

ON THE FLY CLIQUE PARTITIONING FOR REGISTER ALLOCATION

Ali Sianati

Department of Electrical and
Computer Engineering
Shahid Beheshti University
Tehran, Iran

Rasoul Saneifard

Department of Engineering Technology
College of Science and Technology
Texas Southern University
Houston, Texas 77004
Saneifard_rx@tsu.edu

Masoud Abbaspour

Department of Electrical and
Computer Engineering
Shahid Beheshti University
Tehran, Iran

ABSTRACT

In this endeavor a novel approach to a register allocation algorithm for Digital Synthesis is presented. Register allocation and functional unit allocation can reduce the overall cost of Application Specific Integrated Circuits (ASICs). Clique partitioning is one of the most efficient methods to assign variables to registers while minimizing the total count of the registers. On the Fly Clique Partitioning for Register Allocation (OCpra) attempts to construct cliques on the fly during the lifetime phase of the register allocation. OCpra utilizes a lemma which is only true for a scheduled Control Data Flow Graph (CDFG) and constructs cliques in each of its scheduled cycles.

Key Words: register allocation, digital synthesis, clique partitioning

1. INTRODUCTION

Register allocation is the process of assigning variables to a set of registers in order to synchronize the register transfers. Register optimization is one of the optimizations in digital synthesis. Register optimization which refers to the task of assigning operands to registers while reducing the total count of the registers. The lower the registers' count, the less wiring and multiplexing is necessary, therefore resulting in cost reduction. The most difficult part of this process is solving loops and branches in which two or more basic blocks share the same register, while only one of them is operational at any given moment.

Several methods are used for register allocation, such as clique partitioning, graph coloring, Integer Linear

Programming (ILP), etc. Clique partitioning and coloring are similar, as clique partitioning performs on the compatible graph of the operands, while coloring is used on the conflict graph of the operands, and these graphs complement each other [10]. These two methods are widely used while their being NP-

complete or NP-hard make them unsuitable for large CDFGs. Tseng's FACET method finds the compatible graph by means of variables' lifetimes and allocates the register by clique partitioning [1]. Bridge method utilizes clique partitioning which is NP-complete (difficult problems in non-deterministic polynomial time) [2]. Stock presented a procedure that applies a conflict graph and allocates the register by coloring but it is NP-complete. Furthermore, the new register transfers in this method are needed for loops [3]. Paulin's method, Hardware Allocator (HAL) uses weighted clique partitioning which is NP-hard [4].

Nam-sun Woo uses sets of variables for register allocation, but their method does not support branches [5]. Kundahi in his Register Allocation (REAL) method utilizes lifetime and leftedge algorithms which take $O(n^2)$ and solves the branch problem by coloring, but do not support loops [6]. Wang's Global Register Allocation Optimal Algorithm (GRAOA) uses slices and solves the branch problem by maximum weight matching, which produces optimal results that are similar to REAL. Its complexity is $O(tk^3)$ where t represents the

number of slices, and k denotes the maximum weight 0. Balakrishnan uses ILP and register files which make his method NP-hard 0.

2. LEMMA

A lemma which is the basis for this algorithm will be discussed and proved before introducing the algorithm.

Lemma: In a scheduled CDFG, if variable x is compatible with variable w and variable w is compatible with variable z in the order of the cycles visited, then x is compatible with z .

Proof: In a scheduled CDFG, when moving upward from the last cycle to the first to find the lifetimes, if x is compatible with w , it shows that x is either not alive or is in another basic block. The same thing exists for w and z , so z is alive when x is not alive. In the cyclic order, x is compatible with z .

This lemma is only true on the scheduled CDFG. Since an interval graph may consist of many compatibles without considering the time, this lemma may not work properly in some instances [9].

3. ALGORITHM STRUCTURE

The algorithm herein receives its ability from clique partitioning in graph theory, pruning in networks, insertion sorting and hashing. Also, it locates lifetimes as other algorithms do, but during each cycle, the cliques and clique partitions are reconstructed.

This algorithm utilizes some properties of compatible graphs so that each node (operands in an operation) can initialize and develop numerous cliques. Out of the resulting cliques, the largest are selected in order to obtain the maximum number of clique partitions.

Some structures are used here for simplicity and better understanding of the use of programming language. In the following sections, these structures are discussed.

3.1 Clique

As mentioned above, all cliques made by a node named Initial Node or Head Node are obtained; however, the clique structure retains the initial node of the clique. Along the initial node, all the operands of the same variable, during the lifetime of the head node, are

retained by each clique and are used for binding. Each clique has a link list named Levels which holds compatible nodes with Head Node. Each cell of this link list is another structure named “Level” and each compatible node is part of one Level.

A list of special nodes, added to the clique but not used, is retained to reduce the search time for these types of nodes. The list is entitled “Broken Nodes”(Sec 3.1 2).

Quantity of a clique is cardinal of the clique which is the number of levels (Sec 3.1.1) in a clique plus one. Another number is held by each clique to indicate the number of levels which are empty to reduce the quantity of the clique.

3.1.1 Level

Level is a structure which holds the nodes that are compatible with the head of the clique, but not with each other. Each head can use one of these nodes to make the maximum clique.

This structure is a hash table of conflicting nodes which increases the speed and decreases the search time between conflicting nodes. Each *Level* refers to the preceding *Level* in the next clique, based on the algorithm. Each two levels referring to each other are alike, based on the lemma. This reference makes the process of pruning easier, as it eliminates further search for levels.

3.1.2 Level Node

Each level in the clique contains nodes with conflict, so a structure for these nodes is needed. This structure contains the operand which starts a lifetime and therefore, a clique. To construct the clique, a list of compatible *LevelNodes* must be retained; therefore, this structure contains a pointer to the next Level in the list of levels, as each *LevelNode* is compatible with all *LevelNodes* in the referenced *Level*.

If a *LevelNode* has no reference to one of the next *Levels* in the levels list, it is held in the Broken Nodes of the clique.

3.2 Conflict List

During the process of finding the lifetimes 0, a list of intervals that overlap (conflict) is developed in each cycle. These intervals exhibit when a value is generated as an output of an

operation and the last time the variable is referenced as an input to another operation. Hence, each BasicBlock (linear sequence of operation codes having one entry point and one exit point) uses a hash table of *Conflict* objects from previous cycles of the BasicBlock, and another table for new conflicts found in each cycle as it processes that cycle. This list is used for finding lifetimes and also for moving along the BasicBlocks and Control Blocks 0.

3.2.1 Conflict

This structure is a link list of nodes (operands) of the same variable that are in different Control Blocks. This list solves the problems of Control Blocks (i.e., branching and looping) because all the intervals made by a variable from different blocks are gathered and processed together.

4. Algorithm

```

BindCDFG(CDFG)
{
1:  cur_block = lastBlock(CDFG); //find last
    block to traverse CDFG from
    //bottom to top
2:  Queue Q_Blocks; // a queue for level
    traverse of the CDFG
3:  Add cur_block to the Q_Blocks;
4:  while(Q_Blocks is not empty)
    {
5:    cur = remove from Q_Blocks ;
6:    For each BasicBlock that jump into cur
7:      Add to Q_Blocks if BasicBlock is
        not visited before;
8:      FindCliques(cur, clique_list);
    }
9:  Register regs; //a set of registers to be
bound
10: while clique_list contains any Clique
    {
11:  newReg=add a new register to regs;
12:  clique=Select first clique from
clique_list; // first clique is always max in list
13:  for each operand in the cur //head
and correspondent
14:    bind newReg to operand;
    /* Loop through the levels of cur and
    select a Level Node from each level
    and prune the selected Level Node
    */
16:  for each level in cur
    {
17:  Selected_Node=select a Level Node
such that it has a link to the
next Level;

```

```

18:  bind newReg to Selected_Node and
Operands in the head of the
corresponding Clique to the Operand of
the Selected_Node;
/* Prune Selected_Node by using prune
reference in the level */
19:  bool remove=true;
20:  prune_chain_level=prune reference of
level;
21:  while (prune_chain_level is not null)
    {
22:  remove Selected_Node from
prune_chain_level;
23:  if (remove == true)
    {
24:  if prune_chain_level has no more Level
Node
25:  Remove prune_chain_level from it's
clique;
26:  else
27:  remove=false;
    } //end of if line 23
28:  else if prune_chain_level has no more
Level Node
29:  Increase the Reduction Counter of
clique;
30:  prune_chain_level=prune reference of
prune_chain_level;
    } // end of pruning
31:  } // end of for each in line 16
32:  } // end of while in line 10
    } //function for processing each basic
block
FindCliques(BasicBlock BB, cliques_list)
{
33:  for each Basic Block that BB jumps to it
34:  Copy live variables of Basic Block to
BB's live variables;
35:  Loop from last cycle of BB to first
cycle
    {
36:  for each operation scheduled in this
cycle
    {
37:  for each Input operand in current cycle
if operand is alive, Find the
Conflict in BB's live variables
which is the same as operand
and add operand to all the
Cliques that are made of the
variables of this clique ; //
continue the life time
38:  else Add a new Conflict made
by this operand and add it to
the list of new conflicts;
    } // end of for each in line 34

```


accessed by this reference have a link to another *Level*, the task of pruning continues. Each time a *Level* is accessed and the selected *LevelNode* is removed, the task continues to the next *Level* (if any). This task is similar to pruning in some networking algorithms. During the pruning operation, if a previous level has no more *LevelNode(s)* and that *Level* (in the same condition) has been removed, it can be omitted from the clique, which reduces its quantity. This action helps to find cliques with intersections while their *Levels* refer to each other. After pruning the *Operand* of the selected *LevelNode*, the corresponding clique is removed from the *cliques_list*.

4.2 FindCliques

In this function, *BasicBlock* and the *cliques_list* are inputs, and new cliques are constructed from *BasicBlock*. Furthermore, this function loops through the cycles of *BasicBlock* and finds lifetimes and related conflicts.

In the first two lines of the code (lines 33-34), live variables of successor blocks are moved to this block. Each live variable is introduced by a conflict in the successor block. If a variable is alive in more than one block, the operand of the conflict is added to the related conflict in the current block. Adding the same variables from different blocks solves the problem of control blocks. To avoid replication, each operand has a unique identity, so during the movement of the live variables, operands with the same identity are added only one time.

If a variable is alive (contained in the *Conflict List*) and used as an output operand, it must be removed from the list of conflicts in order to indicate the end of its lifetime. Beforehand, this operand is added to all the cliques with the same live variable during the lifetime of the cliques. The cliques can be identified by the *Conflict* related to this variable.

If a variable is alive and used as an input, no further action must be performed. However, the operand must be added to cliques related to it as previously mentioned.

If a variable is not alive and is used as output, it is skipped because it is no longer useful after this cycle. Thus, register space is saved.

If a variable is not alive and it is input, it starts a new lifetime. A new conflict is made by the operand and is added to the new conflict list of the *BasicBlock*.

4.3 AddClique

After finding all the lifetimes in each cycle, this function is called and then takes the *cliques_list* and *livevars* of the *BasicBlock* as input.

This function loops through all cliques created up to this cycle and attempts to expand their size. A lemma is introduced and works to assist the algorithm.

During this process, the function takes only one of the conflicts in the new Conflicts List, as other conflicts have the same condition as the selected conflict. Each *Clique Head* and last *Level* are examined to check their relationships with the selected conflict.

If the *Head* is not compatible with the selected conflict, the related clique is added to the *bubbled_Clique*.

If the *Head* is compatible with the selected conflict, but none of the *LevelNodes* in the last level are compatible with it, then it and all other conflicts on the new Conflicts List are added to the previous level, as they cannot increase the size of the clique. Furthermore, the conflicts in the new Conflicts List are added to the *Broken Nodes* list, and the clique in this condition is added to the *bubbled_Clique* list.

If the *Head* is compatible with the selected conflict, they can form a clique. If one of the *LevelNodes* in last *Level* is compatible with the selected conflict (and other conflicts in the new Conflicts List), a new level is added to the clique, and then all conflicts in the new Conflict List are added to this level. Then, the reference to the next *Level* of *Broken Nodes* that are compatible with the selected conflict is set to the new *Level*. If this clique is not the first clique in this condition, the pruning reference of the last clique is set to the new *Level*. *LevelNodes* composed of these new conflicts are added to the *Broken Nodes* of the clique.

After examining each clique which has increased in size, the clique must be bubbled and sorted. The term “bubble” is given to this

process because cliques that have not grown are selected to find their index on the new clique list. Finding the new index of each bubbled clique is accomplished by using an insertion sorting process. After growing each clique (if any), the quantity of bubbled cliques are compared to the quantity of grown cliques. If the size of the compared clique is larger than or equal to the grown clique, it is removed and added prior to the grown clique (it is added before and not after the grown clique, because the moved clique may have a *Level* reference to the grown clique). The order of cliques must be maintained so that the order of *Level* references is similar to the order of cliques on the list.

5. LOOPS

Solving the loop problem is more complex, because lifetimes in the loop are circular (i.e., intervals at the end of the loop are fed back to the beginning of the loop). To overcome this problem, the lifetimes in the loop are found so that the process of clique-building may continue.

To find the lifetimes in a loop, a simple rule is considered. If the intervals found at the end of a *Basic Block* are moved back to the beginning, the found lifetimes at the end of this process stay put if the task is repeated. This rule may be used for loops, and only once, move the lifetimes at the end of the loop to its beginning to find cliques for this loop.

6. COMPLEXITY

To explain the complexity of this algorithm, two cases are considered and described below. In the first case, it is assumed that all operands in the CDFG are compatible, and in the other, that all are incompatible.

6.1 All compatible

In this case, all operands are compatible (the least clique processing is required), only one *Level* and *LevelNode* have to be processed for each clique, so finding the lifetimes and cliques takes $O(n^2)$ for insertion sorting, and uses $O(n)$ for binding.

6.2 All incompatible

In this instance, all operands conflict with each other, therefore, it is necessary to process the most cliques. This requires $O(n^2)$ for finding and $O(n)$ for binding cliques. This case produces the most registers for ASICS.

To better understand the complexity of this algorithm, the actual situation is examined. The number of cliques is equal to the intervals in the CDFG, and, the processing power for each clique is at least equal to the register count. It is assumed that the number of intervals is n and the number of registers bound for the CDFG is r , the complexity of the algorithm is $O(rn^2)$, and if all the intervals are considered to be incompatible with each other, the algorithm complexity reaches $O(n^3)$.

7. EXPERIMENTAL RESULTS

OCpra has been simulated utilizing Microsoft® C# (C Sharp) language and Windows operating system with Net framework 1.1 and later. Figure 3 illustrates the CDFG for the differential equation in Figure 1 0. The output was generated in less than 1/10th of a second on a 2.4 GHZ Intel® Pentium processor. The register allocation for this example is shown in Figure 2. Note that variable o in BB2 is not a declared variable, but is an intermediate value produced by a subtract operation and is later reused in the same operation. Each operand in Figure 3 is indicated by a rectangle containing the variable and the ID for allocation.

```
int a,dx,x,u,y;
while( x < a)
{
    int x1=x+dx;
    int u1=u-5*u*x*dx - 3*y*dx;
    int y1=y+u*dx;
    x=x1;
    y=y1;
    u=u1;
}
Write(y);
```

Figure 1: Differential equation for experimental result

Register 1:	-----	60,26,29,31,39,42,56,40,54,49,53
Register 2:	-----	55,24,12,57,6
Register 3:	-----	50
Register 4:	-----	51
Register 5:	-----	41,30
Register 6:	-----	58,2
Register 7:	-----	47,37,27,13,4
Register 8:	-----	44,35,10
Register 9:	-----	46,17,22,8
Register 10:	-----	52,14

Figure 2: The register allocation result




Figure 3: CDFG for example in Figure 1

8. CONCLUSION

Register allocation is one of the main processes necessary to reduce the overall cost of ASICs. Clique partitioning is one method used so far in this area, but it is complex. OCPRA constructs cliques on the fly while finding the lifetimes of variables. It utilizes a lemma introduced in Section 3. This method performs in low latency in CPU time if hash tables are extensively used and performed correctly.

9. REFERENCES

- [1] Chia-jang Tseng, Daniel P. Siewiorek, "Automated Synthesis of Data Paths in Digital Systems.", IEEE Transactions On Computer-Aided Design. Vol. CAD-5 No. 3, July 1986.
- [2] C-J Tseng, R-S Wei, et al, "Bridge: A Versatile Behavioral Synthesis System.", Proceedings of DAC 26, pp. 602-605, 1989.
- [3] Stock, L. , R. Van Denbom, "Synthesis of Concurrent Hardware Structures.", Proceedings of the ISCAS, 1988, pp. 2756-2760, June 1988.
- [4] Paulin, P. G., J. P. Knight, E. F. Girczyc, "HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis.", Proceedings of DAC 23, pp. 263-270, 1986.
- [5] Woo, Nam-Sung, "A Global, Dynamic Register Allocation and Binding for Data Path Synthesis System.", 27th ACM/IEEE Design Automation Conference, pp. 505-510, 1990.
- [6] Kundahi, Fadi J. , Alice C. Parker, "REAL: A Program for Register Allocation.", 24th DAC, 1987.
- [7] Wang, Jhing-fa, Yuan-Long Jeang, Ming-Hwa Sheu, Jau-yien,"On the Register Allocation Problems & Algorithms."
- [8] Balakrishnan, M. , Arun K. Majumdar, Dilipk Banerji, James G. Linders, Jayanti C. Majithia, " Allocation of Multiport Memories in Data Path Synthesis.", IEEE Transactions on Computer-Aided Design, Vol. 7, No. 4, April 1988.
- [9] DeMicheli, Giovanni, "Synthesis and Optimization of Digital Circuits. ", McGraw-Hill published book in Electrical and Computer Engineering.
- [10] Cooper, Keith D. , Linda Torczon, "Improvements to Graph Coloring Register Allocation.", ACM Transactions on Programming Languages and Systems, Vol. 16, No. 3, May 1994, pp. 428-455.
- [11] Poletto, Massimiliano, Vivek Sarkar, "Linear Scan Register Allocation.", ACM

Transactions on Programming Languages and Systems, Vol. 21, No. 5, September 1999, pp. 895-913.

Ali Sianati received his Bachelor of Science in Electrical Engineering degree from Shahid Bahonar University of Kerman, Iran, in 2005. He received a Master of Science Degree in Computer Engineering from Shahid Beheshti University of Tehran, Iran. He currently works as a project manager for Hacoupien Industries supervising software, programming, and data base projects. Also, he is a network administrator and has developed several computer programs similar to a network simulator, NS.Net. Furthermore, he is a member of IEEE. His research interests include networking, P2P networks and c# developing.

Rasoul Saneifard received his BSEE and MSE degrees from Prairie View A & M University, Prairie View, Texas, in 1988 and 1990 respectively, and his Ph.D. in Electrical Engineering from New Mexico State University in 1994, and is a Registered Professional Engineer in the State of Texas. He is currently Associate Professor in the Department of Engineering Technologies at Texas Southern University. He has authored numerous refereed papers that have been published in distinguished professional journals such as IEEE Transactions and ASEE's Journal of Engineering Technology. He is a member of IEEE, ASEE, Tau Alpha Pi, and is the founder of Students Mentoring Students Association (SMSA). He served as Chair of the Engineering Technology Division of the Conference on Industry and Education Collaboration (CIEC 2010), a division of ASEE. His research interests include fuzzy logic, electric power systems analysis, electric machinery, and power distribution.

Maghsoud Abbaspour received his B.Sc., M.Sc. and Ph.D. from University of Tehran, Tehran, Iran in 1992, 1995 and 2003 respectively. He has joined Computer Engineering department, Shahid Beheshti University, Tehran, Iran in 2005. His research interests include multimedia on wireless network, multimedia on peer to peer network and Network security.